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SYSTEM CONCEPT
The primary difference between retinomorphic imagers and conventional ones is that retinomorphic imagers perform all operations at the pixel level [l] . The migration of more sophisticated signal processing down to the pixel level is driven by shrinking feature sizes in CMOS technology, allowing higher levels of integration to be achieved [2] . The retinomorphic approach uses the architecture and neurocircuitry of the nervous system as a blueprint for building low-level vision systems-systems that are retinomorphic in a literal sense [l] . This approach results in integrated systems that offer enriched functionality, by performing several functions within the same structure, and enhanced systemlevel performance using minimal-area devices (3L x 3L), by distributing computation across several pixels.
The retinomorphic system described in this paper consists of two chips: a focal-plane image processor and a postprocessor with a two-dimensional array of integrators. Both chips are fully functional; specifications and die photos are shown in Table 1 and in Figure 1 . I describe the pixel design in Section 2, and the circuits that perform spatiotemporal bandpass filtering, local AGC, temporal integration, and adaptive quantization in Sections 3 through 6. My concluding remarks are in Section 7. The communication channel used to transmit asynchronous pulse streams between these two chips is described in the companion paper [3].
RETINOMORPHIC PIXEL DESIGN
The circuitry in each pixel of the retinomorphic processor is shown in Figure 2 . In general terms, the principles of operation are as follows: A CMOS-compatible, vertical bipolar phototransistor performs continuous sensing; its emmiter current is proportional to the incident light intensity [4].
Two current spreading networks [5, 6, 71 diffuse the photocurrent signals over time and space; the first layer (node VO) excites the second layer (node WO), which reciprocates by inhibiting the fist layer. The result is a spatiotempo-0-7803-3073-0/96/$5.00 01996 IEEE Table 1 . Specifications of two-chip retinomorphic system. L is the minimum feature size which is 2pm for the CMOS process used.
ral bandpass filter [8, 9, lo]. The second layer computes a measure of the light intensity, and feeds this information back to the input layer, where it is used to control light sensitivity. The result is local automatic gain control (AGC) [5]. A pulse generator converts analog currents from the excitatory layer into pulse-frequency. The diodecapacitor integrator computes a current that is proportional to the short-term average of the pulse frequency and this current is subtracted form the pulse generator's input.
Hence, the more rapidly the input changes, the more rapidly the pulse generator fires. Adding a k e d charge quantum to the integrating capacitor produces a multiplicative change in current+ue to the exponential current-voltage dependence in subthreshold. Hence, the larger the current level, the larger the step size. The result is adaptive quantization in amplitude and time. The diode-capacitor integrator is also used in the postprocessor to integrate the pulses and reconstruct the current level encoded.
SPATIOTEMPORAL BANDPASS FILTER
Using the small-signal equivalent model of the OPL circuit shown in Figure 3 , we fhd that 10 + v 2 & / r c c = gcO& + C%Oi., + gchvh, (1) ghc% + V 2 v h / r h h = ghOVh + chophi (2) in the continuum limit. Here, Vc is the voltage in the excitatory network, which models retinal cones; v h is the voltage in the inhibitory network, which models retinal horizontal cells (HC); and I, is the photocurrent [lo] . These functions are now continuous functions of space, (z, y), and time,!; V a f is the Laplacian off (i.e., a2f/Oz2 +a2f/Oy2) and f is the temporal derivative off (i.e.,af/at). Models similar to this one were proposed and analyzed in [8,9, 111. The spatiotemporal frequency response of the excitatory cone network obtained from this analysis is plotted in Figure 4 . The set of parameters values used was: e, = 0.1, gch = 0.2pA/mV. Observe that the temporal frequency response is bandpass at low spatial frequencies (flicker sensitivity), and the spatial frequency response is bandpass at low temporal frequencies (grating sensitivity). However, the overall response is not linearly separable; that is, it is not simply the composition of a bandpass spatial filter and a bandpass temporal filter. The spatial tuning becomes lowpass at high temporal frequencies and the temporal tuning becomes lowpass at high spatial frequencies [lo] .
LOCALAGC
We achieve local AGC by making the intercone conductance (l/rcc) proportional to the local average of the photocurrent, since (Vdd -VO) equals the sum of the gate-source voltages of two devices. The currents passed by these devices represent the activity in the inhibitory network, I h , which is equal to the local average of the intensity, and the activity of the excitatory network, IC, which is equal to the Laplacian of the smoothed intensity profile (see Equation 2). Hence, by the translinear principle [13, 71, the current that spreads in the excitatory network is proportional to the product, I&, of these currents. Since I h scales with the intensity, the internode conductance in the excitatory cone network will scale accordingly [5].
The receptive field contracts as we increase rcc to increase the gain, since the space constant L also depends on the intercone conductance. This undesirable side-effect is evident in the images produced by this OPL circuit that are shown in Figure 5 ; this data is from the chip described in [5] . Images of the same scenes acquired with a CCD camera are included for comparison [14] . The retinomorphic front-end pulls out information in the shadows whereas the output of the CCD camera has hit its lower limit, demonstrating that local AGC indeed increases the dynamic range.
The spatiotemporal bandpass filtering also removes gradual changes in intensity and enhances edges and curved surfaces. Unfortunately, the retinomorphic chip's output is more noisy in the darker parts of the image. When the space constant decreases, salt-and-pepper noise is no longer attenuated because the cutoff frequency shifts upwards. The dominant noise source is the poor matching 
DIODECAPACITOR INTEGRATOR
This integrator is based on the well-known current mirror circuit. A large capacitor at the input of the mirror integrates charge, and the diode-connected transistor leaks charge away. In subthreshold, the current has an exponential dependence on the gate voltage and therefore the small-signal conductance of the diode-connected transistor is proportional the current. Hence, the time-constant will change as the current level changes. This circuit's temporal behavior is described by a nonlinear differential equation centage by which the output current is incremented by each spike [16] . The fixed quantity of charge qa supplied by each current pulse multiplies the current by exp(q,/Q~), since it takes QT to e-fold. The peak output current levels attained immediately after each spike converge to h E ~A Q T / T when (1 + a!)-" << 1. Therefore, the equilibrium output current level is proportional to the pulse frequency.
6. ADAPTIVE NEURON CIRCUIT We build an adaptive neuron circuit by taking a pulse generator and placing a diode-capacitor integrator around it, in a negative feedback configuration. The pulsegeneration circuit has a high-gain amplifier (two digital inverters) with positive feedback around it (capacitive divider) [17] . (See Figure 2) . The high-gain amplifier serves as a thresholding device and the positive feedback provides hysteresis. Positive feedback also increases the slew rate of the input and reduces the rise and fall times of the output pulse. This is especially important when the neuron has to drive global column and row lines to communicate the occurrence of a pulse [3], since the O.lV/ms rate at which its input charges (determined by the desired firing rate), translates to a lOmV/ps rate at the output (with a voltage gain of 100 from two inverters). Transmission speed is limited by this slow slew rate-not by drive capacity-which lengthens the communication cycle period. The neuron also has a reset current (Ireset), produced by the logic circuit, that terminates the spike. Other designs for adaptive neurons are described in [18, 191. The complete adaptive neuron circuit is described by two coupled differential equations:
where Iin is the current supplied to node Vmem by the OPL circuit, and Cmem is the total capacitance connected to that node; I K is the current subtracted from node Vmem by the integrator; Cc. is the integtator's capacitance; QT = CC~UT/K; and Qth is the repolarization charge; that is, the charge we must supply to Vmem to bring it from the reset level to the threshold level (V,,). For a constant input current, we can integrate these equations and obtain Qth = 4 A n -AQT In (IKn&/AQT 4-I ) , where A,, E tn+l -t n is the interspike interval. This analysis ignores the parasitic coupling capacitance between Vmem and the integrator's input node, and that capacitance can have a large idhence on the circuit's behavior [16] . In this particular design, the cascode device betwken the integrator's output and the pulse generator's input (tied to Vreset) eliminates virtually all coupling. When adaptation is complete, the interspike intervals become equal, and the integrator's output current converges to I K~ = a A &~/ h~. Hence, (remember that qa = QT ln (1 + a) ). This result is understood as follows. During the interspike interval, An, the input current must supply the charge Qth to the capacitors tied to Vmem and supply the charge Aqa removed by the integrator, where qa is the quantity of charge added to the integration capacitor by each spike. Notice that adaptation reduces the firing rate by a factor of Z E 1 + Aqa/Qth.
The response of the adaptive neuron circuit to a 14 percent change in its input current is shown in Figure 6 ; this data also demonstrates the integration of pulse trains by the diode-capacitor integrator and the adaptive step-size.
CONCLUSIONS
The output of the postprocessor that integrates the spike trains-after transduction, local AGC, bandpass filtering, adaptive quantization, and interchip communication-is shown in Figure 7 . The sparseness of the output representation is evident. When the windmill moves, neurons at locations where the intensity is increasing (white region invades black) fire more rapidly; hence, the leading edges of the white vanes are more prominent. The mean spike rate was 30Hz per pixel, and the two-chip system dissipated 190 mW at this spike rate.
Taking inspiration from biologyl I have described an approach to building machine vision systems that perform sophisticated signal processing at the pixel level. Such systems can be maximally adaptive to their inputs and thereby optimize their information gathering capacity. Specific implementations of all the circuit functions required were presented. The interchip communication system used is described in a companion paper [3]. 
